The Millionaires Club A forum where gentlepersons may discuss finance and related matters
wit is appreciated - vulgarity is not

Introduction

View Introduction

Archives

View Archives

Search Archives

Info

Adding Images

Adding Links

Links

 aaa Brown attacked by M|EP

 aaa The Great GW Circus

 ADVFN

 AIM

 Barclays Stockbrokers

 BBC

 Bloomberg

 Bullion Desk

 CMC

 CNN

 Companies House

 CSY Computer Systems

 Daily Bayonet

 Dailyfx

 Digital Look

 Fark

 French Property

 FT.com

 Google

 Growthcompany Info

 IG Index

 Interactive Investor

 Live Oil Price

 London Stock Exchange

 Money AM

 Motley Fool

 MSN Money

 Nasdaq

 New York Stock Exchange

 News of the World

 Shares mag

 Sky News

 Stockchallenge

 The Daily Mail

 The Daily Telegraph

 The Dailymash

 The Financial Times

 The Guardian

 The Indepenent

 The New York Times

 The Sun

 The Times Online

 The Wall Street Journal

 Wikipedia

 Yahoo

 You tube


Current Message Return to posts
From: Denc 🗡
I did tell you….


IBM (IBM) announced on June 25, 2026, the development of a sub-1 nanometer chip technology, featuring a transistor architecture at the 0.7 nanometer, or 7 angstrom, node. The company claims this is the first chip technology to operate below the 1 nanometer threshold.

The new chip uses what IBM calls a "nanostack" architecture, a three-dimensional design that vertically stacks and staggers transistors. IBM states the chip packs nearly 100 billion transistors onto a fingernail-sized chip, approximately twice the density of IBM’s 2 nm chip unveiled in 2021.

According to published technical results, the chip is projected to deliver up to 50% more performance or 70% greater energy efficiency compared to IBM’s 2 nm node chips. IBM also presented research at VLSI 2026 showing the nanostack architecture provides 40% scaling in SRAM.

"With our new nanostack architecture, we’re not just making smaller transistors, we’re reinventing how chips are built to deliver dramatically more power and energy efficiency," said Jay Gambetta, Director of IBM Research and IBM Fellow.

IBM’s nanostack architecture was experimentally validated through ultra-thin dielectric bonding in CMOS integration, dual-channel engineering demonstration, and functional CMOS inverter operation. IBM said its semiconductor roadmap projects at least a decade of future scaling from the new architecture.

IBM conducts this research at a semiconductor facility in Albany, New York, in partnership with Lam Research Corp., Tokyo Electron, and SCREEN Semiconductor Solutions. The facility is set to receive a High Numerical Aperture Extreme Ultraviolet lithography tool developed by ASML.

IBM indicated it sees a path to production of nanostack technology within approximately five years. The company also recently announced plans to form Anderon, described as a standalone IBM company intended to serve as a quantum foundry

 Current Thread  Author  Time 
I did tell you…....[more]
 Denc 🗡  11:22:57 

You must log in or register before you can post messages (you'll be returned to this page once logged in).



© 2000 sell on the internet (soti) ltd | feedback
www.the-millionaires-club.co.uk ... FTIR Investments of Geneva Place, Road Town, British Virgin Islands